

A. CHEHAB
M. MANSOUR

FACULTY OF ENGINEERING AND ARCHITECTURE
AMERICAN UNIVERSITY OF BEIRUT
SUMMER 2010
MIDTERM

DIGITAL SYTEMS DESIGN (EECE320)

July 19, 2010

NAME: Sara Mansour

ID: 201201000

CLOSED BOOK (90 MINUTES)

CIRCLE THE NAME OF YOUR INSTRUCTOR

WRITE YOUR NAME AND ID NUMBER IN THE SPACE PROVIDED ABOVE.

CALCULATORS ARE NOT ALLOWED.

PROVIDE YOUR ANSWERS IN THE SPACE PROVIDED ON THE QUESTION SHEET.

THE SCRATCH BOOKLET WILL NOT BE CONSIDERED IN GRADING.

BE AS NEAT AND CLEAR AS POSSIBLE.

GOOD LUCK!

Problem	Total Points	Earned Points
1	20	18
2	4	4
3	6	3
4	6	5
5	6	5
6	8	6
7	8	7
8	8	8
9	6	3
10	6	4
11	12	11
12	10	10
Total	100	

84/100

13

Problem 1 (20 points)

a) The 10's complement of the decimal number 84091239 is: 15908761

b) Represent the following decimal numbers using two's complement with just enough bits:

+39 = (0100111)

-21 = (101011)

c) Convert the following binary number to Octal and to Hexadecimal:

011011101010.001100 = (3352, 14)₈

011011101010.00110 = (6EA, 3)₁₆

d) Convert the hexadecimal number 7CE3B to Octal: 1711073

e) What is the minimum number of bits required to represent a binary code having 200 codewords?

Answer: 8

f) The decimal value of the unsigned binary number ^{2 14}101110.0111 is: 46,6375

g) Use DeMorgan's theorem to complement the following expression: $F = X'Y'(Z+W) + X(Y+W)$

Answer: $F' = (X+Y \cdot ZW') \cdot (X'+YW')$

h) What is the Π representation of $F = \sum_{w,x,y,z}(1,9,13,14)$?

Answer: $\Pi_{w,x,y,z} (0, 2, 3, 4, 6, 7, 8, 10, 11, 12, 15)$

i) The maximum decimal value to which a 3-digit, base-b adder can add is $124_{(10)}$. What is the value of b?

The base b = 5

j) The decimal number 753 is represented in Excess-3 code as: 101111 0100

1086

0001 0000 1000 1100

Handwritten notes and diagrams, including a truth table for a 3-bit adder and a Karnaugh map.

Problem 2 (4 points)


Given $F(A,B,C,D) = AB + A'C + D$, express F as a product of MAXTERMS.

(4)

$$\begin{aligned} (A+C)(B+A')(B+C)+D &= (D+A+C)(D+B+A')(D+B+C) \\ &= (D+A+C)(B+A+C+B')(D+B+A+C)(D+B+A'+C) \\ &\quad (D+B+C+A)(D+B+C+A') \end{aligned}$$

Problem 3 (6 points)

Write the Boolean expression of the following circuit and reduce it using Boolean algebra. The expression should contain only AND, OR and NOT operations.




(3)

$$\begin{aligned} X &= AB \text{ XOR } (BC) \\ &= AB(BC)' + (AB)'(BC) \\ &= ABC + (AB+BC)' \end{aligned}$$


- 3

Problem 4 (6 points)

Convert the following circuit into a circuit consisting of NAND and NOT gates only.



(5)



Problem 5 (6 points)

Use the Karnaugh map to obtain a minimum SOP expression of the following logic function:

$$F = \sum_{ABCD} (0, 5, 10, 15) + \sum d (3, 8, 13)$$

5

	AB			
CD	00	01	11	10
00	X			d
01		X	d	
11	d		X	
10				X

$$F = B'C'D' + AB'D' + BC'D + AB'D + A'B'C'D$$

Problem 6 (8 points)

Consider the function: $F = \sum_{A,B,C,D} (0, 1, 2, 4, 5, 6, 7, 9, 11, 12, 13, 14)$

a) What are the essential prime implicants of F?

6

2 $A'B$ and $AB'D$ - 2

b) What are the other prime implicants of F?

$A'C'$, $A'D'$, BC' , BD' , $A'CD'$, BCD' , $C'D$ - 2

	AB			
CD	00	01	11	10
00	X	X	X	
01	X	X	X	X
11		X		X
10	X	X	X	

Problem 7 (8 points)

For the following logic expression (F), indicate all the transitions that cause a static hazard in the corresponding two-level AND-OR circuit, and suggest a new expression for a hazard-free circuit that realizes the same logic function.

$$F = W'X + Y'Z + W.X.Y.Z + X'.Y.Z'$$

7

Transitions causing hazards are:

$0111 \leftrightarrow 1111$, $1101 \leftrightarrow 1111$
 $0010 \leftrightarrow 0110$

3

	WX			
YZ	00	01	11	10
00		X		
01	X	X	X	X
11		X	X	
10	X	X		X



Hazard-Free $F = W'X + Y'Z + WXYZ + X'YZ' + W'YZ' + X'YZ + WXZ$

2

$101 \downarrow 00$ 110 010
 $AB'C + AB'C' + ABC' + ABC$

Problem 8 (8 points)

Implement the function $F = AB' + BC'$ using a 3-to-8 decoder (with additional gates). Implement it also using an 8-input multiplexer. Assume that A is the most significant bit.



Problem 9 (6 points)

A half-adder adds only two bits (A and B, without carry-in) and produces two outputs, the sum (S) and carry (C). Find the expressions of S and C in terms of A and B and then implement the following four functions using three half adders. You have to show the inputs that are connected to each half adder and what are the outputs of the adders. $S = A \oplus B$; $cout = AB$




$D = A \oplus B \oplus C$

$E = A'BC + AB'C$

$F = ABC' + (A'+B')C$

$G = ABC$

3




Problem 10 (6 points)

Implement the following function using the PAL4L6 shown below.

$$F1 = (A' + B' + C) \cdot (A + C' + D) \cdot (A + B + C')$$

$(ABC') + (A'BC)$



Handwritten mark resembling a large curly brace and the number '4' in a circle.

Problem 11 (12 points)

Design a circuit to **increment a 3-bit binary number in bit-reversed order**. The inputs are B₀, B₁ and B₂, where B₂ is the most significant digit and the outputs are C₀, C₁ and C₂ where C₂ is the most significant digit. The operation of this circuit is given by $C_2C_1C_0 = B_0B_1B_2 + 001$.




- (i) Show a **truth table** for the circuit.
- (ii) Draw **Karnaugh maps** for each output and use them to simplify the functions.
- (iii) Draw a **schematic diagram** using the **minimum number of NAND gates and inverters only**.

①

0 0 0
1 0 1
0 1 0
1 1 0
0 0 1
1 0 1
0 1 1
1 1 1

B2	B1	B0	C2	C1	C0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	0	1	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	0


4



$C_2 = B_2' B_0 + B_1' B_0 + B_1 B_1'$
 $C_1 = B_2 B_1'$
 $C_0 = B_2' B_1 + B_2' B_0 + B_2 B_1'$

$C_0 = B_2' B_0' = B_2' C$

B₂ B₁ B₀



②

	1	3
1	1	2
1	0	1
1	1	0

Problem 12 (10 points)

Write a VHDL entity and architecture to implement a 2-4 decoder with enable using the behavioral style. The decoder has an active-high enable signal (EN). Then, write a testbench to test the decoder with 5 cases, one with enable low and 4 with enable high checking the 4 possibilities of the input lines.

10

```

entity decoder is
  port ( A: in std_logic_vector (1 down to 0)
        EN: in std_logic
        B: out std_logic_vector (3 down to 0) );
end entity decoder;

```

```

architecture S of decoder is
  begin
    process ( )
      case A is
        when "00" => Y_s <= "0001";
        when "01" => Y_s <= "0010";
        when "10" => Y_s <= "0100";
        when "11" => Y_s <= "1000";
        others => Y_s <= "0000";
      end case;
      if (EN = '1') then B <= Y_s;
      else B <= "0000";
      end if;
    end process;
  end architecture S;

```

→

